Design of integrated voltage multipliers using standard CMOS technologies

 Results of the design of the integrated multistage voltage multipliers as components of supply modules for wireless passive microdevices are presented. Parameters of MOS transistors significant for the multipliers design and presented in three standard CMOS technologies, CM018G 180 nm, HCMOS8D 180 nm and C250G 250 nm, are considered. CAD Cadence simulation results have demonstrated that in the case of eight-stage multiplier implementation using CM018G technology minimum output voltage level requisite for microchip operation is achieved at input amplitude 250 mV and in the case of the similar device implementation using HCMOS8D technology - at 375 mV. Using sixteen-stages multiplier as example it is shown that voltage multiplication efficiency is from 20% to 54% for wide range of the input voltage, and the efficiency decreases only by 1-3% compared to eight-stage implementation. Proposed recommendations for the integrated voltage rectifiers-multipliers design could be applied at development of the passive supply units for microelectronic devices.